## Capacitors

- are capable of storing electrical charge and energy
- will block DC but allow AC to pass
- in parallel, act like resistors in series, whereas in series act like resistors in parallel


## Resistor-Capacitor Networks

- the time constant is the time taken for a capacitor to charge/discharge by $63 \%$ of its maximum

$$
T=R \times C
$$

- after $1 T, \mathrm{~V}_{\mathrm{C}}=0.63 \mathrm{~V}_{\mathrm{S}}$ (charging), or $\mathrm{V}_{\mathrm{C}}=0.37 \mathrm{~V}_{\mathrm{S}}$ (discharging)
- after $0.69 T, \mathrm{~V}_{\mathrm{C}}=0.5 \mathrm{~V}_{\mathrm{S}}$
- after $5 T, \mathrm{~V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{S}}$ (charging) or $\mathrm{V}_{\mathrm{C}}=0$ (discharging)


Timing systems: The Monostable


Note that THRESHOLD and DISCHARGE are connected to each other
The 555 monostable has a stable and unstable output state.

1. triggered by $\mathrm{V}_{\mathbb{N}}$ falling below $1 / 3 \mathrm{~V}_{\mathrm{S}}$ momentarily (falling edge)
2. capacitor C begins to charge through R , and output $=\mathrm{V}_{S}$
3. output $=\mathrm{V}_{S}$ until $\mathrm{V}_{\mathrm{C}}>2 / 3 \mathrm{~V}_{\mathrm{S}}$ ('threshold switching voltage'). At this point, output $=0$
4. $\mathrm{V}_{\mathrm{c}}>2 / 3 \mathrm{~V}_{\mathrm{s}}$, output $=0$ \& DISCHARGE connects to 0 V , quickly discharging C

The time period of a monostable is given by $T=1.1 R C$

## Timing systems: The Astable



Note that TRIGGER and THRESHOLD are connected.
An astable has no stable output state but constantly changes.

1. initially $C$ discharged, so $\mathrm{V}_{\mathrm{C}}<\mathrm{V}_{\text {TRIG }}\left(1 / 3 \mathrm{~V}_{\mathrm{S}}\right)$ thus output $=\mathrm{V}_{\mathrm{S}}$
2. C charges through $R_{1}+R_{2}$ until $V_{C}>V_{\text {THRESH }}\left(2 / 3 V_{S}\right)$, at which point output $=0$, and discharge connects to 0 V
3. C now discharges through $\mathrm{R}_{2}$ until $\mathrm{V}_{\mathrm{C}}<\mathrm{V}_{\text {TRIG }}$. At this point output $=\mathrm{V}_{\mathrm{S}}$ and the process repeats

- Note first pulse longer than the rest as C has to charge from 0 V rather than $1 / 3 \mathrm{~V}_{\mathrm{S}}$

The AQA GCE Electronics datasheet gives equations for $T_{H}, T_{L}$ and $f$. Time period $=T_{H}+T_{L}$, or $1 / f$.

## SEQUENTIAL LOGIC SYSTEMS

The NAND-gate bistable (latch)


Assuming $\mathrm{Q}=0$ and $\bar{Q}=1$, when a short pulse to 0 V is applied to $\mathrm{SET}, \mathrm{Q}=1 \& \bar{Q}=0$. If a short 0 V pulse is now applied to RESET, $\mathrm{Q}=0$ and $\bar{Q}=1$ (the initial state).

The two resistors 'pull up' the inputs to $\mathrm{V}_{\mathrm{s}}$ to allow for the 0 V pulses. When working through the system, start from the input of the new pulse and follow through.

## D-type flip-flop

One cannot synchronise several NAND-gate bistables together. The NAND-gate bistable also has an unstable state where $S \& R=0$. The Data-type flip-flop overcomes these issues.


- on rising edge at clock, data at $D$ is copied to $Q$
- alternatively a pulse at SET will make $Q$ a logic 1 , regardless of the condition of $D$ and $C K$
- a pulse at RESET similarly will make $Q$ a logic 0 .


## SHIFT REGISTERS

- enable data to be passed from one flip-flop to the next on each successive clock pulse


The above is a SIPO. Series data goes in, and parallel data comes out on the $Q_{n}$ outputs. The data moves along with each successive clock pulse.


The above is a PISO. Parallel In Serial Out. Data arrives at $D_{n}$ and is loaded via 'LOAD', and can then be shifted along and out the end by clock pulses.

One application of a large shift register is to generate a pseudorandom number by X-ORing two of the outputs into the data input.

## COUNTER SUBSYSTEMS

divide-by-two frequency counter


4-bit DOWN counter


The above circuit counts down from 15 to 0 and will also act as a frequency divider.
4-bit UP counter


This circuit counts up from 0 to 15 .
With either counter, we can shorten the count by looking at the binary output and AND-gating together the necessary outputs (eg look for where two 1s appear only at the same time) into a 'RESET' rail.

Note - we will not get an even mark:space ratio using these systems unless the final flip-flop is acting as a divide-by-two counter.
The number of pulses required to return the system to its initial state is known as the 'modulo'.
Using a 7 -seg display with binary coded decimal (BCD) \& hex counters
There are ICs available to decode binary, BCD, or hex, and operate a 7-seg. eg 4511. The 4026 also contains a decade counter.

## OPERATIONAL AMPLIFIERS

- recall the basic properties from ELEC1:
- ideal op-amp has: very large Aol (reality, only at low freqs); maximum output equal to $\mathrm{V}_{\mathrm{S}}$ (reality, usually 2 V less); infinite input impedance so no current passes into the input terminals (reality, few nA ); zero output impedance so can supply any required current (reality; only a few mA); Vout=0 when inputs equal (reality, small offset).


## Gain and bandwidth

- bandwidth: the "range of frequencies over which the power gain is at least half the maximum", or "voltage gain at least $70 \%\left(\frac{\sqrt{2}}{2}\right)$ of the maximum"
- the open loop voltage gain (AoL) decreases with frequency - can be plotted as a straight line logarithmic graph
- voltage gain $\times$ bandwidth $=$ gain bandwidth product
- using frequency compensated op-amps it is not possible to have a single op-amp with both large voltage gain and large bandwidth - we need to cascade multiple op-amps together, remembering that the gains are multiplied (eg two op-amps with gain 3 give a total gain 9)
- negative feedback is used to reduce the overall voltage gain of a system as it drives the inputs together.


## AMPLIFIER SUBSYSTEMS

## Inverting amplifier


input resistance $=\mathrm{R}_{\mathbb{I}}$

$$
G_{V}=-\frac{R_{f}}{R_{i n}}
$$

Summing amplifier

input resistance $=$ the relevant input resistor

$$
V_{\text {out }}=-R_{f}\left(\frac{V_{1}}{R_{1}}+\frac{V_{2}}{R_{2}}+\frac{V_{3}}{R_{3}}\right)
$$

## Difference amplifier



$$
V_{o u t}=\frac{R_{f}}{R_{1}}\left(V_{+}-V_{-}\right)
$$

- it is normal for $R_{1}=R_{2}$ and $R_{3}=R_{f}$ so as to match the small bias currents that pass into opamp inputs
- applications: noise reduction in audio - send two inverted signal, subtract, giving greater signal while reducing the interference; similarly noise reduction in computer networks
- the input resistance is different at each input but is comparatively low.

Non-inverting amplifier

input directly into the op-amp, so input impedance = as that of the op-amp - as high as $10 \mathrm{k} \Omega$ !

$$
G_{V}=1+\frac{\mathrm{R}_{f}}{\mathrm{R}_{1}}
$$

The voltage follower (unity gain)


$$
G_{V}=1
$$

- can be used as a 'buffer' to help avoid issues in a system - has considerable current and thus power gain, so can 'isolate' a source from a load. Very high input impedance and low output impedance.


## POWER AMPLIFIERS

bandwidth = range of frequencies over which $G_{p}$ at least $1 / 2$ max

## Source followers



$$
\begin{array}{ll}
n \text {-channel MOSFET } & \text { p-channel MOSFET } \\
\text { source follower } & \text { source follower }
\end{array}
$$

Applications include anywhere needing a unity gain amplifier / voltage buffer. The $n$-channel MOSFET handles positive voltage, and the p-channel negative voltage.

MOSFETs need a certain gate-source voltage before they will pass current - as much as 2 V . This can lead to the output signal being distorted, but can be overcome by biasing them into conduction.

The power output of the source follower can be calculating using $P=\frac{V^{2}}{R}$ where V is $\mathrm{V}_{\text {RMS }}$ and R is the load resistor, or $P=I V$, bearing in mind the current through the load must also pass through the MOSFET.

Push-pull amplifiers can handle both positive and negative voltages. Note that the two MOSFETs need to have matched characteristics.

a simple pogh-pull amplifier.
Because of the need for a gate-source voltage, the output can be distorted, called "cross-over distortion."
This push-pull amplifier has a much higher efficiency than the source follower - up to $90 \%$.

example of cross-oner distortion

To overcome crossover distortion, we need to bias the MOSFET so a small quiescent current flows even when there is no input signal. This reduces the effect of the distortion but does reduce efficiency to about 70\%.

We can bias the MOSFETs using potential dividers or using LED (they have a similar 2 V drop to that needed by the MOSFET), diodes, or a combination of both.

for a push-pull amp, $P=\frac{V_{s}{ }^{2}}{2 R}$
NB when buffering the output of an op-amp using the above, connect any feedback loop to the output of the MOSFET array (ie LOAD) rather than the start of it. This improves stability.

MOSFETs often need heatsinking to avoid thermal runaway. Do not heatsink multiple MOSFETs to the same conductive object as the heatsink tab is often connected to the drain and they will short circuit. Small insulators can be used combined with thermal paste if need be.

